Write-through cache simulator. Every write goes to cache and memory at the same time.
Writes
0
Memory writes
0
Reads
0
Read hits
0
CPU
core
writes + reads
Cache
4 lines · direct-mapped
parallel write
Memory
always current
Address
Value
Write
Read
Demo
Reset
ready · every write hits cache AND memory at the same time